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Abstract—We propose for the first time a method based on C-
V measurement to extract the bridge doping profile which governs 
the A2RAM performances. Assessed with TCAD simulation and 
simple extraction model adapted from bulk devices, this technique 
is validated with experimental data. 
Keywords— A2RAM; C-V characteristic; SOI; electrical 
characterization, doping profile. 
I.  INTRODUCTION  
The A2RAM (Fig.1) is a 1T-DRAM [1] with an N-doped 
layer (nMOS case) called ‘the bridge’ located at the bottom of 
the low-doped p-type body. The bridge allows short-circuiting 
the source and drain. The concept of A2RAM has been 
presented in [2] and its experimental performance in [3]. 
Recently, the scalability issues of the A2RAM have been studied 
by TCAD simulations [4].  We noticed some inconsistencies 
with measurements, presumably related to the mismatch of the 
bridge doping profile between TCAD simulations and 
experiments. As the A2RAM behavior is strongly related to 
these parameters, we need an accurate solution to evaluate them. 
The use of physical characterization such as Secondary-Ion 
Mass Spectroscopy (SIMS) is not reliable here because (i) the 
silicon film is too thin and (ii) the target doping is too low 
(around 1018cm-3). Thus we need a method based on electrical 
measurement. For this purpose, the C-V electrical 
characterization is emulated through TCAD simulations and 
validated with experiments. 
II. A2RAM: TCAD SIMULATION METHODOLOGY AND C-V 
CHARACTERISTIC 
We simulate the A2RAM structure (Fig. 1) as fabricated in 
[3] with Synopsys TCAD tools [5] using the same models as in 
[4]. 
The main technological parameters are:  abrupt Gaussian 
doping profiles, body thickness Tbody = 14 nm, bridge thickness 
Tbridge = 22 nm, bridge doping Nbridge = 1018 cm-3, Equivalent 
Oxide Thickness EOT = 3.1 nm and Buried Oxide thickness 
(BOX) TBOX = 10 nm. We performed small signal simulation 
and report on Fig.2-(a) the gate capacitance Cgg versus the gate 
voltage Vg for both the A2RAM and a standard SOI device 
transistor. Similarly to a back-biased FD SOI devices with an 
inverted back channel, the A2RAM C-V characteristic shows a 
double hump related to the presence of the inversion charge at 
back and front interfaces. It is possible to define the threshold 
voltage for the formation of these channels. Fig.2-(b) shows the 
first derivative of the C-V curves. When the front-gate bias 
increases, the first hump is related to the ‘conduction of the 
bridge’ at Vthb and the second one to the onset of the front 
channel at Vthf (Fig.2-(b)). 
III. BRIDGE DOPING PROFILE EXTRACTION METHOLOGY 
WITH TCAD 
To extract the bridge doping profile, we revisit the method 
described in [6-11]. The depletion depth depends on the gate 
voltage: a small signal variation on the metal modifies the 
depletion depth and the charge density at bottom of the film. 
A. Extraction of the ‘doping profile of the bridge’ 
Having Cgg, and considering the depletion regime in the body 
and all dopants ionized, we need to compute the so-called 
‘doping function’ Nnet (1) defined as an apparent density of 
charge in the silicon film [6]: 
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Figure 1. Simulated A2RAM cell with parameters defined by the 
process flow in [3]. 
Figure 2. (a) C(Vg) characteristic of the A2RAM and standard SOI 
transistor with same silicon thickness but no doped bridge. (b) First 
derivative of the C-V curves.
with q the elementary charge, Si the silicon permittivity and A 
the gate area. Fig.3-(a) shows │Nnet│ versus Vg derived from the 
C-V characteristic of the A2RAM (Fig.2-(a)). In the gate bias 
range between Vthb and Vthf, the ‘doping function’ presents a 
broad peak with the maximum value 9.1017 cm-3 close to the 
doping value set in TCAD (Fig.1).  
In Fig.4-(a), similar simulations are performed for various 
bridge doping value Nbridge (3.1018, 1018, 3.1017, and 1017 cm-3) 
keeping constant the bridge thickness Tbridge (22 nm). With 
higher values of Nbridge (≥ 3.1018 cm-3), the extracted bridge 
doping can be accurately evaluated (Fig.4-a) because less and 
less portion of the bridge is depleted by the field effect. If the 
Nbridge is low (< 3.1017 cm-3), the extracted value has no sense 
because the bridge is fully depleted. This observation is 
confirmed in Fig.6-a where we compare the C-V of A2RAM as 
described in Fig.1 but with Nbridge = 1017 cm-3, and 3.1017 cm-3, 
with the C-V of a SOI device transistor with the same silicon 
thickness. For a bridge doping higher than 3.1017 cm-3, the 
change in slope starts to become significant, but as the device is 
still fully depleted (including the bridge), that is why the 
extraction remains “inaccurate”. Indeed, for Nbridge < 3.1017 cm-
3 the shape of the C-V curve shows the same slope even if we 
have an Nbridge.  
On the other hand, Fig.5-(a) shows the impact of the bridge 
thickness Tbridge (28, 22, 14, 10, and 8 nm) while keeping 
constant the bridge doping (Nbridge =1018 cm-3). As for the bridge 
doping, good resolution of the Nbridge extracted is guaranteed for 
thicker bridge (Tbridge ≥ 22 nm). But, the extracted Nbridge is less 
accurate for films thinner than 14 nm because the bridge is more 
and more depleted. For ultrathin Tbidge (< 8 nm), the bridge is 
totally depleted. In Fig.6-b, we compare the C-V curves of an 
ARAM as described in Fig.1 but with Tbridge = 8 nm and a SOI 
device transistor with same silicon thickness. They are similar 
with a smooth slope in the case of the A2RAM.  
B. Extraction of the ‘Body’ thickness 
We aim to extract the bridge doping Nbridge and the body 
thickness Tbody. At a gate voltage between Vthb and Vthf, the 
bridge is still formed, and the body is depleted: this means that 
the gate capacitance Cgg corresponds to Cox and Csi in series, with 
Cox and Csi the gate oxide and the depletion layer capacitance 
respectively. In this particular case, the depletion layer 
corresponds to the p-doped body layer, so we have: 
				depletion	depth ൌ Tୠ୭ୢ୷ ൌ εୗ୧൫C୥୥ିଵ െ C୭୶ିଵ൯                   (2) 
As we precisely know the value of the total silicon thickness 
TSi, we can easily deduce Tbridge (Tbridge = TSi – Tbody).  
Fig.3-(b) shows the depletion depth versus gate bias Vg. The 
depletion depth corresponding to the electrical thickness of the 
‘body’ must be determined at same gate voltage as the one used 
for the bridge doping extraction (in this case Vg=0). The value 
extracted, Tbody = 21.6 nm, is 8 nm higher than the 14 nm of Tbody 
defined in TCAD (Fig.1). This difference is related to the 
relatively low value of the bridge doping. To confirm this 
hypothesis, we have extracted Tbody for different Nbridge, and the 
results are shown in Fig.4-(b). As in Nbridge extraction, Tbody 
extraction is more accurate for higher doping: for Nbridge = 3.1018 
cm-3, we obtain Tbody= 15.7 nm, just 2 nm thicker than the 
expected 14 nm. If Nbridge is too low (<3.1017 cm-3), the silicon 
film is fully depleted (Fig.6-a), including the bridge. This 
implies that Cgg capacitance depends on BOX capacitance and 
equation (2) cannot be used (this explains why Tbody>Tsi for low 
Nbridge). 
Figure 3. (a) Doping function and (b)-depletion depth in A2RAM by 
TCAD simulations. 
Figure 4. (a) Doping function and (b) depletion depth for different 
Nbridge (3.1018, 1018, 3.1017, and 1017 cm-3) obtained by A2RAM TCAD 
simulations. 
Figure 5. (a) Doping function and (b) depletion depth for different Tbridge 
(28, 22, 14, 10 and 8 nm) obtained by A2RAM TCAD simulations.
Figure 6. Comparison of the C-V of a SOI device transistor with (a) 
A2RAM as defined in Fig.1 but with Nbridge = 3.1017 cm-3 and Nbridge = 1017 
cm-3, (b) A2RAM as defined in Fig.1 but with Tbridge = 8 nm, obtained by 
TCAD simulations.
In Fig.5-(b), the results achieved for different bridge 
thickness Tbridge values (28, 22, 14, 10, and 8 nm) at the same 
bridge doping Nbridge (1018 cm-3) are shown. For Tbridge > 8 nm, 
the Tbody extracted are 16, 21, 27, and 32 nm instead of 8, 14, 22, 
and 26 nm thus inaccurate because the initial bridge doping is 
relative low as we have noticed in Fig.3 and Fig.4. For low Tbrige 
(< 8 nm) like for low values of Nbridge the value of Tbody extracted 
is meaningless because the bridge is depleted (Fig.6-(b)).  
C. Comments about the resolution of the technique  
The observations derived from Fig.4 could infer that the 
minimum value of the bridge doping that can be extracted is 
3.1017 cm-3. However, Fig.7 shows if the back gate is properly 
biased (Vback), it is possible to extract a doping value even for 
low doping (< 3.1017 cm-3). Reducing the bridge doping value 
while keeping the same mid gap metal at the back gate changes 
the flat band condition, thus we need to apply a back bias Vback. 
Even in flat band condition at the back interface, if the value of 
Nbridge is low (< 3.1017 cm-3), the value of Tbody extracted is less 
accurate. In fact, the depletion of the bridge due to the pn 
junction (body-bridge) is no longer negligible. Considering the 
standard expression of the depletion depth at thermal 
equilibrium [12], we can estimate the depletion depth in the n-
type (3.1017 cm-3) bridge equals 3.3 nm. Since the ‘bridge 
thickness’ is 22 nm, neglecting the depletion of the bridge due 
to the body junction is not realistic.  
In the same way, from Fig.5 one can deduce that below Tbody 
= 8 nm it is not possible to extract a bridge doping Nbridge and a 
body thickness Tbody. But in Fig.8-(a) and 8-(b) biasing the back 
interface enhances the resolution of the extraction. As observed 
in Fig.7 the shift of the flat band condition can be managed by 
biasing the back gate. However, there is a limit of the bias which 
can be applied on the back interface Vback. In Fig.9, we compare 
the electron density extracted at gate voltage Vg = 0 V with the 
original ‘doping concentration’ for different structures at 
variable Vback. For Vback > 500 mV, the electron density at the 
back interface is higher than the concentration in the volume of 
the bridge. Its variation is just few nanometer above the BOX, 
due to “weak inversion”.  That is why for this work, we have 
limited Vback at 350 mV. 
Previous simulations consider a metal electrode directly 
below the BOX with a mid-gap work-function. However, in real 
A2RAM device [3] a silicon ground plane GP acts as the back 
gate. To determine if the presence of GP could have an impact 
on our extraction methodology, we performed simulation of 
A2RAM including a p-type GP (doping 1018 cm-3). Because of 
the back gate work-function shift, C-V curves are not aligned 
(Fig.10-a): we need to apply 500 mV on the GP to superpose the 
C-V plots for metal and silicon back gate (Fig.10-(a,b)). In this 
condition, the bridge doping extracted is the same as the one 
without the GP (Fig.10-c). Note also that Tbody extraction is not 
impacted by the GP (Fig.10-d).  
Figure 7. (a) Doping function and (b) depletion depth with back-gate 
bias (Vback = 350 mV) for different Nbridge (3.1018, 1018, 3.1017, and 1017 cm-3) 
obtained by simulations. 
Figure 10. (a) C-V characteristic, (b) first derivative of the C-V, (c) 
doping function, and (d) depletion depth of the A2RAM with mid-gap back 
metal and with a p-type GP (TCAD simulations). 
Figure 9. comparison of the doping concentration with the electron 
density extracted at Vg = 0 V for different Vback for an: (a) A2RAM as 
defined in Fig.1 with Nbridge = 3.1018 cm-3, (b) A2RAM as defined in Fig.1 
with Nbridge = 1017 cm-3, (c) A2RAM as defined in Fig.1 with Tbridge = 28 nm, 
and (d) A2RAM as defined in Fig.1 with Tbridge = 8 nm; obtained TCAD 
simulations. 
Figure 8. (a) Doping function and (b) depletion depth with the back gate 
(Vback) at 350 mV for different Tbridge (28, 22, 14, 10 and 8 nm) obtained by 
A2RAM TCAD simulations. 
IV. EXPERIMENTAL RESULTS AND DISCUSSION 
We extract the doping profile of the bridge on the samples 
fabricated at LETI with process flow described in [3]. The 
experimental C-V characteristics with two Vback shown in 
Fig.11-(a) are comparable to C-V from TCAD simulations.  
The shift of the Vthb that can be evidenced on Fig.11-(b) (at 
Vback = 0 V) like on Fig.10-(b) is mainly due to the presence of 
the GP. In consequence, the bridge doping value of 4.1017cm-3 
read on Fig.11-(c) at Vback = 0 V is lower than the real value but 
the accuracy can be improved by biasing the back gate at Vback 
= 500 mV as evidenced by simulation. In this condition, the 
extracted doping value equals nearly 1018 cm-3. The Tbody 
extracted (Fig.11-d) at Vback = 0 V (27 nm) or at Vback = 500 mV 
(24 nm) is overestimated because the value of Nbridge is low (as 
we have noticed and concluded in Fig.3-b, Fig.4-b). 
V. CONCLUSION 
In this paper, we have developed an electrical 
characterization method to extract the doping profile in thin SOI 
films with an application to the A2RAM. We have noticed that 
for low values of Nbridge and Tbridge, the accuracy can be enhanced 
by biasing the back gate. The extraction technique has been then 
implemented on the samples fabricated in LETI [3] and the 
results are in agreement with the ones shown in simulation.  
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Figure 11. (a) C-V characteristic, (b) first derivative of the C-V, (c) 
doping function, and (d) depletion depth of the A2RAM sample [3] with 
mid-gap back metal and with a p-type GP. 
